## Notice of Ref rences Cit d

Application/Control No. 09/914,429	Applicant(s)/Patent Under Reexamination SATOH ET AL.		
Examiner	Art Unit		
A. M. Thompson	2825	Page 1 of 1	

## **U.S. PATENT DOCUMENTS**

*	_	Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-5,572,712	11-1996	Jamal	716/18
	В	US-5,983,009	11-1999	Lepejian et al.	716/18
	C	US-6,686,759	02-2004	Swamy	324/765
	D	US-5,883,814	03-1999	Luk et al.	716/2
	E	US-5,995,731	11-1999	Crouch et al.	716/4
	F	US-6,601,218	07-2003	Sato et al.	716/1
	G	US-6,436,741	08-2002	Sato et al.	438/149
	Н	US-5,218,684	06-1993	Hayes et al.	711/219
	_	US-			
	٦	US-			
	К	US-			
	L	US-			
	М	US-			

## FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	s					+ ( +
	Т					

## **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	M. Motomura et al., An Embedded DRAM-FPGA chip with Instantaneous Logic Reconfiguration, IEEE Symposium on FPGAs for Custom Computing Machines, pages 264-266, April 1998.
= (	V	M. Motomura et al., An Embedded DRAM-FPGA Chip with Instantaneous Logic Reconfiguration, 1997 Symposium on VLSI Circuits, pages 55-56, June 1997.
	w	
	х	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.